Regviz

Silicon Labs /MGM240PA32VNA /VDAC1_S /STATUS

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as STATUS

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32MG24A010F1536GM40/VDAC0_S/STATUS#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CH0ENS)CH0ENS 0 (CH1ENS)CH1ENS 0 (CH0WARM)CH0WARM 0 (CH1WARM)CH1WARM 0 (CH0FIFOFULL)CH0FIFOFULL 0 (CH1FIFOFULL)CH1FIFOFULL 0CH0FIFOCNT 0CH1FIFOCNT 0 (CH0CURRENTSTATE)CH0CURRENTSTATE 0 (CH1CURRENTSTATE)CH1CURRENTSTATE 0 (CH0FIFOEMPTY)CH0FIFOEMPTY 0 (CH1FIFOEMPTY)CH1FIFOEMPTY 0 (CH0FIFOFLBUSY)CH0FIFOFLBUSY 0 (CH1FIFOFLBUSY)CH1FIFOFLBUSY 0 (ABUSINPUTCONFLICT)ABUSINPUTCONFLICT 0 (SINEACTIVE)SINEACTIVE 0 (ABUSALLOCERR)ABUSALLOCERR 0 (SYNCBUSY)SYNCBUSY

Description

No Description

Fields

CH0ENS

Channel 0 Enabled Status
CH1ENS

Channel 1 Enabled Status
CH0WARM

Channel 0 Warmed Status
CH1WARM

Channel 1 Warmed Status
CH0FIFOFULL

Channel 0 FIFO Full Status
CH1FIFOFULL

Channel 1 FIFO Full Status
CH0FIFOCNT

Channel 0 FIFO Valid Count
CH1FIFOCNT

Channel 1 FIFO Valid Count
CH0CURRENTSTATE

Channel 0 Current Status
CH1CURRENTSTATE

Channel 1 Current Status
CH0FIFOEMPTY

Channel 0 FIFO Empty Status
CH1FIFOEMPTY

Channel 1 FIFO Empty Status
CH0FIFOFLBUSY

CH0 WFIFO Flush Sync Busy
CH1FIFOFLBUSY

CH1 WFIFO Flush Sync Busy
ABUSINPUTCONFLICT

ABUS Input Conflict Status
SINEACTIVE

Sine Wave Output Status on Channel
ABUSALLOCERR

ABUS Allocation Error Status
SYNCBUSY

Sync Busy Combined

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data